10

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

64-021564

(43) Date of publication of application: 24.01.1989

(51)Int.CI.

G06F 15/16 G06F 11/22

(21)Application number : **62-177670**

(71)Applicant: FUJITSU LTD

(22) Date of filing:

15.07.1987


(72)Inventor: NAKAMURA HISATOSHI

(54) TEST SYSTEM FOR MULTIPROCESSOR SYSTEM

(57) Abstract:

PURPOSE: To test a defective processor without exerting influence upon the normal operation of a processor by restarting a system after distinguishing an access area in a main storage device for a processor from an access area in the main storage device for other processors.

CONSTITUTION: When a fault is generated in a processor 20, the operation of the system is temporarily stopped and respective set values of the 2nd and 3rd registers 80, 90 for the processor 20 are set up differently from respective set values of the 2nd registers 81 W8n and the 3rd registers 91 W9n for other processors 21 W2n. Thereby, the system is restarted after distinguishing the access area in the main storage device 4 for the processor 20 from the access area in the main storage device 4 for the processors 21 W2n. Consequently, the defective processor 20 can be tested without disturbing the processors 21 W2n in normal operation.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's

decision of rejection]
[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office